II. SOLUTION OF 2D POISSON'S EQUATION
shows a schematic diagram of the DG FD J-less transistor, where X and Y axes refer to the gate-to-gate and source-to-drain directions, respectively. P + poly gate is used in our calculation for a suitable value of V th . In the subthreshold region, the silicon film is fully depleted and the 2-D Poisson's equation can be written as where Φ(x,y) is the electrical potential, ε si is the dielectric constant of silicon, q is the electric charge, and N D is the homogeneous doping concentration across source, drain and channel regions and is fixed at 1.5 x10 19 cm -3 in this work. To simplify the situation, the gate oxide region is regarded as an equivalent Si region [2] - [3] with a thickness equaling to gate oxide thickness multiplied by (ε si /ε ox ). Fig.1 ) refer to the directions perpendicular and parallel to the source-to-drain direction, respectively. Because the subthreshod current is mainly limited by the potential minimum along the transport direction [4] , the subthreshold current can be written as [3] where μ, W, kT/q and Φ(x, y min ) are the effective carrier mobility, channel width, thermal voltage, and minimum potential along the transport direction, respectively. Near the location of minimum potential, the first Fourier series term is sufficient to predict the electrical potential [4] . In addition, by setting , y min can be expressed as
where G 1 , H 1 are the coefficients of the two first Fourier series terms shown in Table II where n i is the intrinsic carrier concentration. The V th of FD J-less transistor can be defined as
where is the critical value of electron density which could be determined by comparing the value of V th in Eq. (2) with that obtained from constant current method for a long-channel device. y min is quite close to L g /2 and determined by Eq. (3) for long and short channel devices, respectively. Therefore, the analytical forms of V th of long and short channel devices are expressed in Tables II and III, respectively. By means of constant current method, V th is defined as the gate voltage at drain current of 300nA×W/L g [4] . The calculated results of V th with t ch =10 and 8nm are shown in Fig.5 , together with those estimated by TCAD for comparison. Finally, some remarks are given on the value of M cri ×n i. Because M cri ×n i is the carrier concentration at x= 0.5t ch in the long-channel device at V g = V th , it would decrease with increasing t ch in order to turn off the bulk current in the middle of channel. As shown in Fig.6 , M cri ×n i suddenly drops at t ch =19nm, where the transistor is hard to be turned-off. This result indicates 19nm is the maximum value of t ch for FD condition in this case.
IV. CONCLUSION
An analytical model of electrical potential, subthreshod current and V th of DG FD J-less transistors are presented in this work. Moreover, the criterion for successful switching-off of the devices is also discussed in this work. by the National Science Council under contract NSC 99-2221-E-009-167-MY3. Fig. 1 . Schematic diagram of the DG FD J-less transistor with P + polysilicon gate. t ch =10nm, t ox =1nm, and L g are the silicon channel thickness, effective gate oxide thickness, and channel length, respectively. 
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